

Exam 3

601.428/628 Compilers and Interpreters

December 16, 2022

Complete all questions.

Time: 120 minutes.

I affirm that I have completed this exam without unauthorized assistance from any person, materials, or device.

Signed: Solution

Print name: _____

Date: _____


Reference

Reference for high-level instructions (operand size suffixes denoted x, y are b=8 bits, w=16 bits, l=32 bits, q=64 bits, comparisons denoted T are lt=less than, lte=less than or equal, gt=greater than, gte=greater than or equal, eq=equality, neq=inequality):

Instruction		Meaning
mov_x	<i>Vrd, Op</i>	Copy value of <i>Op</i> into <i>Vrd</i>
mov_x	<i>(Vrs), Op</i>	Copy value of <i>Op</i> into memory location pointed to by <i>Vrs</i>
add_x	<i>Vrd, Op, Op</i>	Store sum of operands in <i>Vrd</i>
sub_x	<i>Vrd, Op, Op</i>	Store difference of operands (left - right) in <i>Vrd</i>
mul_x	<i>Vrd, Op, Op</i>	Store product of operands in <i>Vrd</i>
div_x	<i>Vrd, Op, Op</i>	Store result of dividing operands (left / right) in <i>Vrd</i>
sconv_xy	<i>Vrd, Vrs</i>	Sign-extend value of <i>Vrs</i> , store in <i>Vrd</i> (size conversion from x to y)
localaddr	<i>Vrd, \$N</i>	Store pointer to local memory at offset $\$N$ in <i>Vrd</i>
cmpT_x	<i>Vrd, Op, Op</i>	Compare left and right operands, place boolean result in <i>Vrd</i>
cjmp_t	<i>Vrs, label</i>	Conditional jump to label if <i>Vrs</i> contains a true value
cjmp_f	<i>Vrs, label</i>	Conditional jump to label if <i>Vrs</i> contains a false value
call	<i>label</i>	Call function named by label
ret		Return from instruction
enter	$\$N$	Create stack frame with specified amount of local storage
leave	$\$N$	Tear down stack frame with specified amount of local storage
spill	<i>Vrs/Mr, \$N</i>	Spill value of <i>Vrs</i> to spill location $\$N$
restore	<i>Vrd/Mr, \$N</i>	Restore <i>Vrd</i> from spill location $\$N$

- Virtual registers are vr0, vr1, etc.
- vr0 is return value, vr1 through vr6 are arguments
- *Vrd* means a destination virtual register (modified by the instruction)
- *Vrs* means a source virtual register (not modified by the instruction)
- Parentheses surrounding a virtual register means a memory reference using the virtual register as a pointer (e.g., (vr12))
- $\$N$ means an integer constant (e.g, \$42)
- *Op* means a source operand (source virtual register not modified, integer constant, or memory reference)
- *label* means a target label
- Mr means a machine register (assigned as part of local register allocation)

Question 1. [25 points] Consider the following basic block of high-level instructions:



Annotate each reference to a virtual register with a value number representing its runtime value immediately *after* the instruction executes. If two values are guaranteed to be the same at runtime, they should be assigned the same value number.

Note that in the case of a memory reference operand (e.g., (vr17)), you are specifying the value number of the virtual register, not the memory operand. However, in the case where a value is loaded from memory into a virtual register, the destination virtual register should be annotated with a value number representing the value loaded from memory.

Eligible for local reg alloc:

Not eligible:
vr10, vr11, vr12, vr13, vr14

Registers available: A B C

Question 2. [25 points] Consider the following basic block of high-level instructions:

		Available	In-use
localaddr	^A vr16, \$1600	B C	A
mul_l	^B vr17, vr11, vr10	C	A B
add_l	^C vr18, ^B vr17, vr12	B	A C
sconv_lq	^B vr19, ^C vr18	C	A B
mul_q	^C vr20, ^B vr19, \$8	B	A C
add_q	^B vr21, ^A vr16, ^C vr20	A C	B
mov_q	^A vr22, ^B (vr21)	C	A B
localaddr	^C vr23, \$800		A B C
mul_l	^B vr24, [*] vr21, vr10		A B C
add_l	^B vr25, ^B vr24, vr12		A B C
sconv_lq	^B vr26, ^B vr25		A B C
mul_q	^B vr27, ^B vr26, \$8		A B C
add_q	^B vr28, ^C vr23, ^B vr27	C	A B
mov_q	^C vr30, ^B (vr28)	B	A C
mul_q	^B vr29, vr14, ^C vr30	C	A B
add_q	^C vr31, ^A vr22, ^B vr29	A B	C
mov_q	^B (vr21), [*] vr31		A B C
add_l	^A vr39, vr12, \$1	B C	A
mov_l	vr12, ^A vr39	A B C	

- vr17 dead

- vr18 dead

- vr19 dead

- vr16, vr20 dead

- vr24 dead

- vr25 dead

- vr26 dead

- vr23, vr27 dead

- vr28 dead

- vr30 dead

- vr22, vr29 dead

- vr21, vr31 dead

- vr39 dead

Spill needed,
next uses
shown as

* → spill vr21/B, \$0

* → restore vr21/B, \$0

[Question continues on next page.]

Other solutions are possible!

[Continuation of Question 2.]

(a) Which virtual registers are definitely live at the beginning of the basic block? Ignore the possibility that there are virtual registers live at the end of the block that are still live at the beginning, so focus only on “upward exposed” virtual registers. (Note that Question 4 has a description of liveness.)

There are no upward exposed virtual registers, so $vr10-vr14$ are the only vregs live at the beginning of the block.

(b) Assume that $vr10$ through $vr14$ are live at the end of the basic block. Assume that machine registers called A, B, and C are available for local register allocation. Annotate the code on the previous page to indicate, for each instruction, an assignment of a machine register for each virtual register that is eligible for register allocation. (Hint: virtual registers live at the beginning and/or end of the basic block are not eligible.) You should use bottom-up register allocation. If any spills or restores are required, indicate where they occur as well as the virtual register, machine register, and spill location. For example,

spill vr27/A, \$1

would spill vr27 to spill location 1, reclaiming machine register A, and

restore vr27/B, \$1

would restore the previously spilled value of vr27 from spill location 1, loading the value into machine register B.

Suggestion: it will be helpful to make a note of which machine registers are available and in-use at each point in the sequence. Also, don't forget that when a virtual register becomes dead (has no subsequent uses), its assigned machine register can be reclaimed.

Question 3. [20 points] Consider the high-level code for a function called bubble:

```
.globl bubble
bubble:
    enter    $0
    mov_q    vr10, vr1
    mov_l    vr11, vr2
    mov_l    vr12, $1
    jmp      .L1
.L0:
    sconv_lq vr14, vr12
    mul_q    vr15, vr14, $4
    add_q    vr16, vr10, vr15
    sub_l    vr18, vr12, $1
    sconv_lq vr19, vr18
    mul_q    vr20, vr19, $4
    add_q    vr21, vr10, vr20
    mov_l    vr23, (vr16)
    mov_l    vr24, (vr21)
    cmplt_l  vr22, vr23, vr24
    cjmp_f   vr22, .L2
    mov_q    vr1, vr10
    sub_l    vr15, vr12, $1
    mov_l    vr2, vr15
    mov_l    vr3, vr12
    call     swap
.L2:
    add_l    vr17, vr12, $1
    mov_l    vr12, vr17
.L1:
    cmplt_l  vr18, vr12, vr11
    cjmp_t   vr18, .L0
    leave    $0
    ret
```

A

B

C


D

E

F

On the next page, draw a control flow graph of the bubble function. Be sure to designate which blocks are the entry and exit. Make sure all control-flow edges are clearly indicated as arrows. Make sure the instructions in each block are clearly indicated. (You can label sequences of instructions on this page and refer to those labels in the control-flow graph, to avoid the need to copy all of the instructions.)

[Draw your control-flow graph for Question 3 on this page.]




Optional: edge to represent the possibility that the swap function throws an exception)

vregs are indicated by their number, i.e., "10" for "vr10"

Question 4. [20 points] Consider the following control-flow graph:

Note: a "ret" instruction could be considered a use of vr0, in which case vr0 is live at the end of blocks C and F



Recall that the dataflow equations for liveness are

$$\text{LiveOut}(n) = \emptyset \quad (\text{initially})$$

$$\text{LiveOut}(n) = \bigcup_{m \in \text{Succ}(n)} (\text{UEVar}(m) \cup (\text{LiveOut}(m) - \text{VarKill}(m)))$$

$\text{Succ}(n)$ is the set of control successors of block n . $\text{LiveOut}(n)$ is the set of virtual registers which are live at the end of block n . $\text{UEVar}(n)$ is the set of "upward exposed" virtual registers (those where there is a use not preceded by an assignment) in block n . $\text{VarKill}(n)$ is the set of virtual registers assigned in block n .

[Continued on next page.]

[Continuation of Question 4.]

(a) Specify the UEVar and VarKill sets for each basic block A–G. (You may annotate this on the control-flow graph if you wish.)

On previous page.

(b) Specify the LiveOut set for each basic blocks A–G and also the *Entry* block, as determined by iterating the dataflow equations until there are no changes. (You may annotate this on the control-flow graph if you wish.)

On previous page.

(c) Were multiple iterations needed for any basic block(s)? If so, explain briefly.

Block E has successors F and D, and because there is a loop, it requires multiple iterations to determine the LiveOut sets for D and E.

Question 5. [10 points] Consider the following sequence of x86-64 instructions:

```
movq    %rdx, %rsi
imulq   $8, %rsi
movq    %r9, %r8
addq    %rsi, %r8
movq    (%r8), %rcx
```

This sequence could potentially be replaced by the following instruction:

```
movq    (%r9,%rdx,8), %rcx
```

Note that the x86-64 indexed/scaled addressing mode, specified as an operand of the form (B, I, S) , accesses a value in memory at the address $B + I \times S$.

Under what circumstances would this replacement preserve the semantics of the program? Explain briefly. Hint: think about the original sequence as being part of a larger function. Also: keep in mind that in x86-64, the destination operand is the *last* operand.

The transformation is legal if %rsi and %r8 are dead at the end of the sequence, since the transformation eliminates the values stored in those registers.

[You can use this page for scratch work and/or answers.]

[You can use this page for scratch work and/or answers.]