## Exam 3

## 601.428/628 Compilers and Interpreters

December 16, 2022

Complete all questions.

Time: 120 minutes.

I affirm that I have completed this exam without unauthorized assistance from any person, materials, or device.

Signed: \_\_\_\_\_

Print name: \_\_\_\_\_

Date: \_\_\_\_\_

## Reference

Reference for high-level instructions (operand size suffixes denoted x, y are b=8 bits, w=16 bits, 1=32 bits, q=64 bits, comparisons denoted T are 1t=less than, 1te=less than or equal, gt=greater than, gte=greater than or equal, eq=equality, neq=inequality):

Instruction		Meaning
mov_x	Vrd, Op	Copy value of <i>Op</i> into <i>Vrd</i>
mov_x	(Vrs), Op	Copy value of <i>Op</i> into memory location pointed to by <i>Vrs</i>
add_x	Vrd, Op, Op	Store sum of operands in Vrd
sub_x	Vrd, Op, Op	Store difference of operands (left - right) in <i>Vrd</i>
mul_x	Vrd, Op, Op	Store product of operands in <i>Vrd</i>
div_x	Vrd, Op, Op	Store result of dividing operands (left / right) in Vrd
sconv_xy	Vrd, Vrs	Sign-extend value of <i>Vrs</i> , store in <i>Vrd</i> (size conversion from <i>x</i> to <i>y</i> )
localaddr	Vrd, \$N	Store pointer to local memory at offset \$N in <i>Vrd</i>
$cmpT_x$	Vrd, Op, Op	Compare left and right operands, place boolean result in Vrd
cjmp_t	Vrs, label	Conditional jump to label if Vrs contains a true value
cjmp_f	Vrs, label	Conditional jump to label if Vrs contains a false value
call	label	Call function named by label
ret		Return from instruction
enter	\$N	Create stack frame with specified amount of local storage
leave	\$N	Tear down stack frame with specified amount of local storage
spill	<i>Vrs/</i> Mr, \$N	Spill value of Vrs to spill location \$N
restore	<i>Vrd/</i> Mr, \$N	Restore Vrd from spill location \$N

- Virtual registers are vr0, vr1, etc.
- vr0 is return value, vr1 through vr6 are arguments
- *Vrd* means a destination virtual register (modified by the instruction)
- *Vrs* means a source virtual register (not modified by the instruction)
- Parentheses surrounding a virtual register means a memory reference using the virtual register as a pointer (e.g., (vr12))
- \$N means an integer constant (e.g, \$42)
- *Op* means a source operand (source virtual register not modified, integer constant, or memory reference)
- *label* means a target label
- Mr means a machine register (assigned as part of local register allocation)

Question 1. [25 points] Consider the following basic block of high-level instructions:

- add\_1 vr20, vr12, vr13
- sub\_l vr21, vr12, vr13
- add\_1 vr22, vr13, vr12
- sub\_l vr23, vr13, vr12
- mov\_l vr12, \$42
- add\_1 vr24, vr12, vr13
- mov\_l vr25, (vr17)
- mov\_l vr26, (vr18)
- add\_1 vr28, vr25, vr26
- mov\_l (vr19), vr28
- mov\_l vr29, (vr17)
- add\_1 vr30, vr29, vr26

Annotate each reference to a virtual register with a value number representing its runtime value immediately *after* the instruction executes. If two values are guaranteed to be the same at runtime, they should be assigned the same value number.

Note that in the case of a memory reference operand (e.g., (vr17)), you are specifying the value number of the virtual register, not the memory operand. However, in the case where a value is loaded from memory into a virtual register, the destination virtual register should be annotated with a value number representing the value loaded from memory.

Question 2. [25 points] Consider the following basic block of high-level instructions:

localaddr vr16, \$1600

- mul\_l vr17, vr11, vr10
- add\_1 vr18, vr17, vr12
- sconv\_lq vr19, vr18
- mul\_q vr20, vr19, \$8
- add\_q vr21, vr16, vr20
- mov\_q vr22, (vr21)
- localaddr vr23, \$800
- mul\_l vr24, vr13, vr10
- add\_1 vr25, vr24, vr12
- sconv\_lq vr26, vr25
- mul\_q vr27, vr26, \$8
- add\_q vr28, vr23, vr27
- mov\_q vr30, (vr28)
- mul\_q vr29, vr14, vr30
- add\_q vr31, vr22, vr29
- mov\_q (vr21), vr31
- add\_1 vr39, vr12, \$1
- mov\_l vr12, vr39

[Question continues on next page.]

[Continuation of Question 2.]

(a) Which virtual registers are definitely live at the beginning of the basic block? Ignore the possibility that there are virtual registers live at the end of the block that are still live at the beginning, so focus only on "upward exposed" virtual registers. (Note that Question 4 has a description of liveness.)

(b) Assume that vr10 through vr14 are live at the end of the basic block. Assume that machine registers called A, B, and C are available for local register allocation. Annotate the code on the previous page to indicate, for each instruction, an assignment of a machine register for each virtual register that is eligible for register allocation. (Hint: virtual registers live at the beginning and/or end of the basic block are not eligible.) You should use bottom-up register allocation. If any spills or restores are required, indicate where they occur as well as the virtual register, machine register, and spill location. For example,

spill vr27/A, \$1

would spill vr27 to spill location 1, reclaiming machine register A, and

restore vr27/B, \$1

would restore the previously spilled value of vr27 from spill location 1, loading the value into machine register B.

Suggestion: it will be helpful to make a note of which machine registers are available and in-use at each point in the sequence. Also, don't forget that when a virtual register becomes dead (has no subsequent uses), its assigned machine register can be reclaimed.


Question 3. [20 points] Consider the high-level code for a function called bubble:

```
.globl bubble
bubble:
                  $0
        enter
                 vr10, vr1
        mov_q
        mov_l
                 vr11, vr2
        mov_l
                 vr12, $1
        jmp
                  .L1
.L0:
        sconv_lq vr14, vr12
                 vr15, vr14, $4
        mul_q
                 vr16, vr10, vr15
        add_q
        sub l
                 vr18, vr12, $1
        sconv_lq vr19, vr18
                 vr20, vr19, $4
        mul_q
                 vr21, vr10, vr20
        add_q
                 vr23, (vr16)
        mov_l
        mov_l
                 vr24, (vr21)
        cmplt_l vr22, vr23, vr24
        cjmp_f
                 vr22, .L2
        mov_q
                 vr1, vr10
                 vr15, vr12, $1
        sub_l
        mov_l
                 vr2, vr15
        mov_l
                 vr3, vr12
        call
                 swap
.L2:
        add_1
                 vr17, vr12, $1
        mov_l
                 vr12, vr17
.L1:
        cmplt_l
                 vr18, vr12, vr11
        cjmp_t
                 vr18, .L0
        leave
                  $0
        ret
```

On the next page, draw a control flow graph of the bubble function. Be sure to designate which blocks are the entry and exit. Make sure all control-flow edges are clearly indicated as arrows. Make sure the instructions in each block are clearly indicated. (You can label sequences of instructions on this page and refer to those labels in the control-flow graph, to avoid the need to copy all of the instructions.)

[Draw your control-flow graph for Question 3 on this page.]

**Question 4**. [20 points] Consider the following control-flow graph:



Recall that the dataflow equations for liveness are

LiveOut(n) = Ø (initially) LiveOut(n) =  $\bigcup_{m \in Succ(n)}$ (UEVar(m)  $\cup$  (LiveOut(m) – VarKill(m)))

Succ(n) is the set of control successors of block n. LiveOut(n) is the set of virtual registers which are live at the end of block n. UEVar(n) is the set of "upward exposed" virtual registers (those where there is a use not preceded by an assignment) in block n. VarKill(n) is the set of virtual registers assigned in block n.

[Continued on next page.]

[Continuation of Question 4.]

(a) Specify the UEVar and VarKill sets for each basic block A–G. (You may annotate this on the control-flow graph if you wish.)

(b) Specify the LiveOut set for each basic blocks A–G and also the *Entry* block, as determined by iterating the dataflow equations until there are no changes. (You may annotate this on the control-flow graph if you wish.)

(c) Were multiple iterations needed for any basic block(s)? If so, explain briefly.

movq	%rdx, %rsi
imulq	\$8, %rsi
movq	%r9, %r8
addq	%rsi, %r8
movq	(%r8), %rcx

**Question 5**. [10 points] Consider the following sequence of x86-64 instructions:

This sequence could potrentially be replaced by the following instruction:

movq (%r9,%rdx,8), %rcx

Note that the x86-64 indexed/scaled addressing mode, specified as an operand of the form (*B*,*I*,*S*), accesses a value in memory at the address  $B + I \times S$ .

Under what circumstances would this replacement preserve the semantics of the program? Explain briefly. Hint: think about the original sequence as being part of a larger function. Also: keep in mind that in x86-64, the destination operand is the *last* operand.

[You can use this page for scratch work and/or answers.]

[You can use this page for scratch work and/or answers.]