Exam 3

601.428/628 Compilers and Interpreters

December 16, 2022

Complete all questions.

Time: 120 minutes.

I affirm that I have completed this exam without unauthorized assistance from any person, materials, or device.

Signed: ______Solution

Print name: _____

Date:

Reference

Reference for high-level instructions (operand size suffixes denoted x, y are b=8 bits, w=16 bits, 1=32 bits, q=64 bits, comparisons denoted T are 1t=less than, 1te=less than or equal, gt=greater than, gte=greater than or equal, eq=equality, neq=inequality):

Instruction		Meaning	
mov_x	Vrd, Op	Copy value of <i>Op</i> into <i>Vrd</i>	
mov_x	(Vrs), Op	Copy value of <i>Op</i> into memory location pointed to by <i>Vrs</i>	
add_x	Vrd, Op, Op	Store sum of operands in <i>Vrd</i>	
sub_x	Vrd, Op, Op	Store difference of operands (left - right) in Vrd	
mul_x	Vrd, Op, Op	Store product of operands in <i>Vrd</i>	
div_x	Vrd, Op, Op	Store result of dividing operands (left / right) in Vrd	
sconv_xy	Vrd, Vrs	Sign-extend value of <i>Vrs</i> , store in <i>Vrd</i> (size conversion from <i>x</i> to <i>y</i>)	
localaddr	• <i>Vrd</i> , \$N	Store pointer to local memory at offset \$N in Vrd	
$cmpT_x$	Vrd, Op, Op	Compare left and right operands, place boolean result in Vrd	
cjmp_t	Vrs, label	Conditional jump to label if Vrs contains a true value	
cjmp_f	Vrs, label	Conditional jump to label if Vrs contains a false value	
call	label	Call function named by label	
ret		Return from instruction	
enter	\$N	Create stack frame with specified amount of local storage	
leave	\$N	Tear down stack frame with specified amount of local storage	
spill	Vrs/Mr, \$N	Spill value of Vrs to spill location \$N	
restore	<i>Vrd</i> /Mr, \$N	Restore Vrd from spill location \$N	

- Virtual registers are vr0, vr1, etc.
- vr0 is return value, vr1 through vr6 are arguments
- *Vrd* means a destination virtual register (modified by the instruction)
- *Vrs* means a source virtual register (not modified by the instruction)
- Parentheses surrounding a virtual register means a memory reference using the virtual register as a pointer (e.g., (vr12))
- \$N means an integer constant (e.g, \$42)
- *Op* means a source operand (source virtual register not modified, integer constant, or memory reference)
- *label* means a target label
- Mr means a machine register (assigned as part of local register allocation)

Question 1. [25 points] Consider the following basic block of high-level instructions:



Annotate each reference to a virtual register with a value number representing its runtime value immediately *after* the instruction executes. If two values are guaranteed to be the same at runtime, they should be assigned the same value number.

Note that in the case of a memory reference operand (e.g., (vr17)), you are specifying the value number of the virtual register, not the memory operand. However, in the case where a value is loaded from memory into a virtual register, the destination virtual register should be annotated with a value number representing the value loaded from memory.

Eligible for local reg alloc: Registers available : A B C

Not eligible: vrlo, vrll, vrl2, vrl3, vrl4

Ouestion 2. [25 points] Consider the following basic block of high-level instructions:

	2	۵ ۲ د۲ ۸		Avnilable	In-us-e
spill needed, next ares shown as	localadd	lr vr16, \$1600		ßc	A
	mul_l	vr17, vr11,	vr10	C	A B
	add_1	vr18, vr17,	vr12	ß	AC
	sconv_lq	8 C vr19, vr18	18 del -	С	AB
	mul_q	vr20, vr19,	\$8 - 14 dead -	ß	Ac
	add_q	vr21, vr16,	vr20 _ wrllo, wr20 dewd	A C	B
	mov_q	vr22, (vr21)	С	A B
	localadd	lr vr23, \$800	s-ill w21/P	50	ABC
	mul_l	vr24, vr13,	vr10	+ •	ABC .
	add_1	vr25, vr24,	vr12 denl		ABC
	sconv_lq	vr26, vr25			ABC
	mul_q	vr27, vr26,	- vr25 dend -		ABC
	add_q	vr28, vr23,	B vr27	C	A B
	mov_q	vr30, (vr28	- VIDS dead -	ß	AC
	mul_q	vr29, vr14,	vr30 dead -	C	A B
	add_q	vr31, vr22,	Vr29_ Vr22, vr29 d	ead <u>AB</u>	С
	mov_q	(vr21), vr3	restore u	121/B, 50 A B C	
	add_1	vr39, vr12,	\$1	BC	А
	1	vr12, vr39	- wr 39 dead	ABC	

[Question continues on next page.]

Other solutions are possible!

[Continuation of Question 2.]

(a) Which virtual registers are definitely live at the beginning of the basic block? Ignore the possibility that there are virtual registers live at the end of the block that are still live at the beginning, so focus only on "upward exposed" virtual registers. (Note that Question 4 has a description of liveness.)

(b) Assume that vr10 through vr14 are live at the end of the basic block. Assume that machine registers called A, B, and C are available for local register allocation. Annotate the code on the previous page to indicate, for each instruction, an assignment of a machine register for each virtual register that is eligible for register allocation. (Hint: virtual registers live at the beginning and/or end of the basic block are not eligible.) You should use bottom-up register allocation. If any spills or restores are required, indicate where they occur as well as the virtual register, machine register, and spill location. For example,

spill vr27/A, \$1

would spill vr27 to spill location 1, reclaiming machine register A, and

restore vr27/B, \$1

would restore the previously spilled value of vr27 from spill location 1, loading the value into machine register B.

Suggestion: it will be helpful to make a note of which machine registers are available and in-use at each point in the sequence. Also, don't forget that when a virtual register becomes dead (has no subsequent uses), its assigned machine register can be reclaimed.



Question 3. [20 points] Consider the high-level code for a function called bubble:

On the next page, draw a control flow graph of the bubble function. Be sure to designate which blocks are the entry and exit. Make sure all control-flow edges are clearly indicated as arrows. Make sure the instructions in each block are clearly indicated. (You can label sequences of instructions on this page and refer to those labels in the control-flow graph, to avoid the need to copy all of the instructions.)

[Draw your control-flow graph for Question 3 on this page.]



vregs are indicated by their number, i.e., "10" for "vr10"

Question 4. [20 points] Consider the following control-flow graph:



Recall that the dataflow equations for liveness are

LiveOut(n) = Ø (initially) LiveOut(n) = $\cup_{m \in Succ(n)}$ (UEVar(m) \cup (LiveOut(m) – VarKill(m)))

Succ(n) is the set of control successors of block n. LiveOut(n) is the set of virtual registers which are live at the end of block n. UEVar(n) is the set of "upward exposed" virtual registers (those where there is a use not preceded by an assignment) in block n. VarKill(n) is the set of virtual registers assigned in block n.

[Continued on next page.]

[Continuation of Question 4.]

(a) Specify the UEVar and VarKill sets for each basic block A–G. (You may annotate this on the control-flow graph if you wish.)

On prevous paye.

(b) Specify the LiveOut set for each basic blocks A–G and also the *Entry* block, as determined by iterating the dataflow equations until there are no changes. (You may annotate this on the control-flow graph if you wish.)



(c) Were multiple iterations needed for any basic block(s)? If so, explain briefly.

Block E has successors F and D, and because there is a loop, it requires multiple iterations to determine the LiveOut sets for D and E.

movq	%rdx, %rsi
imulq	\$8, %rsi
movq	%r9, %r8
addq	%rsi, %r8
movq	(%r8), %rcx

Question 5. [10 points] Consider the following sequence of x86-64 instructions:

This sequence could potrentially be replaced by the following instruction:

movq (%r9,%rdx,8), %rcx

Note that the x86-64 indexed/scaled addressing mode, specified as an operand of the form (*B*,*I*,*S*), accesses a value in memory at the address $B + I \times S$.

Under what circumstances would this replacement preserve the semantics of the program? Explain briefly. Hint: think about the original sequence as being part of a larger function. Also: keep in mind that in x86-64, the destination operand is the *last* operand.

[You can use this page for scratch work and/or answers.]

[You can use this page for scratch work and/or answers.]